

EY-4818E-PP-0001

VAX 8600 TRAINING PRINT SET

Prepared by Educational Services
of
Digital Equipment Corporation

First Edition, January 1986

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by DIGITAL.

The manuscript for this book was produced on a DIGITAL Word Processing System. Book production was done by Educational Services Development and Publishing in Bedford, MA.

Copyright © 1986 Digital Equipment Corporation. All rights reserved.

The following are trademarks of Digital Equipment Corporation:

ALL-IN-1	EDGRIN	PRO/RMS
BAL-8	EduSystem	PROSE
CDP	FLIP CHIP	QUICKPOINT
COMPUTER LAB	FOCAL	RAD-8
COMSYST	GLC-8	Rainbow
COMTEX	IAS	RSTS
CTBUS	IDAC	RSX
DATATRIEVE	IDACS	RT-11
DDT	INDAC	RTM
DEC	KA10	SABR
DECCOM	K110	Tool Kit
DECmail	LAB-K	TYPESET-8
DECmate	MASSBUS	TYPESET-10
DECnet	OMNIBUS	TYPESET-11
DECsystem-10	OS 8	UNIBUS
DECSYSTEM-20	PDP	VAX
DEctape	PDT	VMS
DECUS	PHA	VT
DECWORD	PS 8	Work Processor
DECWRITER	P/OS	
DIBOL	Professional	
DIGITAL	PRO/BASIC	
DNC	PRO/FMS	

digital™

Contents

	Page
Venus CPU Block Diagram	1
EBox Block Diagram	2
UWord	3
Venus IBox Data Paths	5
Venus IBox Control Paths	6
IBox Microword	7
IBox Dram Fields & Fork Address	9
Flush + LD CPC	10
VIBA Sel Adder INV IBuf	11
Flush + LD CPC Delayed MBox ACK	12
Venus System Pipeline Flow	13
SBIA Block Diagram	14
SBIA Registers Part 1	15
SBIA Registers Part 2	16
SBIA Registers Part 3	17
S-Data Path Output MUXing	18
CPU-SBI State Machine Flow	19
SBI State Machine Read/Write	20
SBI State Machine ISR/Quadclear	21
SBI Protocol Decision Flow	22
Console (CSL) Module	23
T-11 Micro Mem and Suprt Logic	24
QBus Adapter (QBA)	25
QBus Control	26
Serial Data Interface	27
CBus Interface	28
SDB Interface	29
Miscellaneous Cntrl/Status Logic	30
QBus & CBus Signals	31
Console BP Connectors	32
TOY Clock Controller	33
Clock Module Blk Diagram	34
Clock I/O Pin Connections	35
Clock Phases	36
Clock Relative Times	37
Microsequencer Block Diagram	38
Block Diagram EBC (L0210)	40
EBox Stall and Abort Logic	42
EBox Trap Logic	43
EBD Registers	44
Block Diagram EBE (L0219)	45
EBox Data Path Block Diagram	46
FBox Data Block Diagram	47
FBox Control Block Diagram	48
FBox Timing Diagram	49
FBox Data Block Diagram	50
FBox Control Block Diagram	51
FBox Timing Diagram	52
IBD Module Block Diagram	53

Contents

	Page
ICA Module Block Diagram	60
ICB Module Block Diagram	64
IDP Module Block Diagram	67
Address Module Block Diag	70
4 MByte Read Cycle	71
4 MByte 2WD WRT/4 WRT	72

1

HEX DIGIT
DEF. MIC/ULD NUMBER
PHYSICAL RAM BIT NUMBER

7	6	5	4	3	2	1	0	00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482
---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

D

UPAR	UMISC2				MARK	DIAG UNS- TALL	IB HOLD	UNS- TALL	CYCLE ID		UMISC				MCF				UNPACK CTL		OPVAL ID		REG MODE	UBUS REQ	GPR SEL			CTX CTL			BMUX SEL			AMUX SEL			UTRAP CTL		IFORK			UBEN		NEXT							
50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	

D

UPAR<0:0> ODD PARITY GENERATED ON MICROWORD
UMISC2<2:0> MISCELLANEOUS 2
0 = NOP
1 = INDEX.IMM
2 = ENA.OPBUS.PARITY
3 = UNUSED
4 = FORCE.SET.SB.VALID
5 = INHIBIT.SET.SB.VALID
6 = FORCE.SET.SB.ENA.OPBUS.PARITY
7 = UTRAP.CIP

MARK<0:0> STOP CPU CLOCKS IN NEXT MICROCYCLE
DIAG UNSTALL<0:0> OVERRIDE ALL IBOX STALL TERMS
IB HOLD<0:0> FREEZE Ibuffer FOR DIAGNOSTICS
UNSTALL<0:0> OVERRIDE IB.STOP AND SUSPEND STALL
CYCLE ID<1:0>
0 = NON-IFORK CYCLE
1 = INDEX IFORK ENTRY [R]
2 = BASE OPERAND ADDRESS (BOA) ENTRY
3 = IFORK ENTRY AND -(BOA + [R])

UMISC<3:0> MISCELLANEOUS
0 = NOP
1 = STALL UNTIL EBOX OP.WRITE COMMAND
2 = IB.FLUSH.LD.CPC
3 = IB.FLUSH
4 = COND.BRANCH
5 = IB.FLUSH.COND
6 = READ.IMD
7 = INH.SB.CHECK
8 = RAF RESERVED ADDRESSING MODE
9 = DIAG.DONE
A = DIAG.RESET
B = BMUX.CHK.CTX
C = POP STACK
D = CLEAR CPC VALID ; FOR FLUSH AND BRANCH
E = COND.FA.OP.MEM.REQ
F = FA.OP.MEM.REQ

MCF<3:0> MEMORY CONTROL FIELD
0 = READ.RCHK IF DRAM MEM EQUALS READ
READ.WCHK IF DRAM MEM EQUALS MODIFY
1 = NO OP-PORT MEMORY REQUEST
2 = WRITE+V+NOPAGE
3 = WRITE+V+NOPAGE.2ND
4 =
5 = WRITE+V+WCHK
6 =
7 =
8 = READ+V+WCHK
9 =
A = READ+V+RCHK
B = READ+V+RCHK.2ND
C = READ+V+NOPAGE
D = READ+V+NOPAGE.2ND
E = IB.FILL.OP
F = IB.FILL.IBF

UNPACK CTL<1:0> UNPACKER CONTROL
0 = NOP
1 = SIGN EXTEND IF -ASRC
2 = UNPACK AS SHORT LITERAL ACCORDING TO
DRAM CTX AND TYPE FIELDS.
3 = UNUSED

OPVALID<1:0> OPERAND VALID
0 = NOP
1 = SET OPVALID IF ((READ+MODIFY+VSRC)=RMODE) - (ASRC+RMODE)
2 = SET OPVALID IF ASRC+((READ+MODIFY)=ALIGNED)
3 = SET OPVALID UNCONDITIONALLY

REG MODE<0:0> REGISTER MODE
0 = INDICATES THAT THIS IS NOT RN SPECIFIER
1 = INDICATES RN SPECIFIER

UBUSREQ<0:0> UBUS REQUEST
0 = RLOG ENTRY IS PUSHED IF THIS IS FIRST IFORK
FOR THIS OPCODE. UBUS IS CONDITIONALLY
REQUESTED IF DOING AN UNWIND.GPR SEL=3
1 = RLOG ENTRY IS PUSHED WITH VALID GPR NUMBER
AND CONTEXT ENTRY. UBUS IS REQUESTED.

GPR SEL<2:0> GENERAL PURPOSE REGISTER SELECT
0 = GPR ADDRESS FROM IBUF ISTREAM (B1)
1 = INDEX REGISTER IS BEING ADDRESSED BY A
SAVED INDEX REGISTER NUMBER.
2 = LAST GPR ADDRESS PLUS 1.
3 = GPR ADDRESS IS PREVIOUS GPR ADDRESS.
4 = RLOG+UNWIND
5 = GPR ADDRESS (3:2) <--- CTX CTL<1:0>
GPR ADDRESS (1:0) <--- UNPACK.CTL<1:0>
6-7 = UNUSED

CTX CTL<2:0> CONTEXT CONTROL

	ADDER CTX	MEM CTX	RLOG CTX ENTRY
0	DRAM CTX	DRAM CTX	DRAM CTX
1	4	4	4
2			
3	+-RLOG CTX	X	X
4	-DRAM CTX	DRAM CTX	-DRAM CTX
5	-4	4	X
6			
7			

X = UNDEFINED

BMUX SEL<2:0> BMUX SELECTION
0 = ZERO
1 = VA
2 = ADDER CTX AS DEFINED BY CTX CTL
3 = UNUSED
4 = DMX.IBF
5 = DMX.IMD
6 = CPC ; USED FOR STRING CONTINUED FLUSHES.
7 = HOLD VA ; INHIBIT VA CLOCKING.
NOT A BMUX SEL FUNCTION.

AMUX SEL<2:0> AMUX SELECTION
0 = ZERO
1 = AMUX PC
2 = +4
3 = -4
4 = GPR, IF UBUS MATCH REPLACE
GPR DATA WITH UBUS DATA.
5 = GPR (LEFT SHIFT 1)
6 = GPR (LEFT SHIFT 2)
7 = UBUS
4-6 = ENABLE ISTALL IF SCOREBOARD HIT.
5-6 = ENABLE ISTALL IF UBUS MATCH.

UTRAP CTL<1:0> MICRO-TRAP CONTROL
0 = INHIBIT MICRO-TRAP DUE TO UNALIGNMENT.
1 = MICRO-TRAP NEXT CYCLE FOR UNALIGNED INDIRECT FETCH.
2 = MICRO-TRAP FOR UNALIGNED (RN) OR ANY OTHER
UNALIGNED OPERAND.

IFORK CTL<2:0> IFORK CONTROL
0 = DO NOT IFORK
1 = IFORK IF ASRC+((READ+MODIFY)=BUL))
2 = IFORK IF VSRC+WRITE+((READ+MODIFY)=BUL))
3 = IFORK IF READ+((BUL))
4 = IFORK IF QUAD
5 = IFORK IF EBOX UNCF EQUALS 24
6 = UNCONDITIONAL IFORK
7 = UNUSED

UBEN<1:0> MICRO-BRANCH ENABLE

	UBEN MUX 3	UBEN MUX 2	UBEN MUX 1	UBEN MUX 0
0	0	0	0	0
1	0	QUAD+OCTA	DRAM MEM 1	DRAM MEM 0
2	RLOG FIRST	DRAM CTX 2	DRAM CTX 1	DRAM CTX 0
3	0	0	0	0

NA<7:0> NEXT ADDRESS

CTX			TYPE		REF		CTL		SUSP	BDEST	LAST	PAR	FPA	ADRS					
19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00

CTX<2:0>
 0 = BYTE
 1 = WORD (2 BYTES)
 2 = LONG (4 BYTES)
 3 = QUAD (8 BYTES)
 4 = OCTA (16 BYTES)
 5:7 = UNPREDICTABLE

TYPE<1:0>
 0 = INTEGER, ASOURCE
 1 = FLOATING, F, D, OR H
 2 = G-FLOAT
 3 = VSOURCE

REF<1:0>	ACCESS CHECK	
	ON READ	WRITE
0 = ASOURCE	--	--
0 = VSOURCE	--	--
1 = READ	READ	--
2 = WRITE	--	WRITE
3 = MODIFY	WRITE	WRITE

CTL<1:0>
 0 = EXECUTE
 1 = SINGLE
 2 = OPT-TWO
 3 = OPT-TWO & EXECUTE

SUSP<0:0>
 0 =
 1 = SUSPEND ADDRESS CALCULATION

BDEST<0:0>
 0 = NEXT BYTE AFTER THIS SPECIFIER IS A MODE-REGISTER SPECIFIER OR NEW OPCODE.
 1 = NEXT BYTE AFTER THIS SPECIFIER IS A BRANCH DISPLACEMENT.

LAST<0:0>
 0 =
 1 = LAST ENTRY FOR THIS INSTRUCTION

PAR<0:0>
 X = ODD PARITY BIT

FPA<0:0>
 0 =
 1 = FPA MAY OVERRIDE THE EBOX FOR THE SPECIFIER

ADRS<5:0>
 X = BASIC FORK ADDRESS

FORK ADDRESSES BASED ON CTL FIELD

EXECUTE	07	06	05	00
	0	DRAM<FPA>#FEN OR -DRAM<FPA>	DRAM ADRS <05:00>	
SINGLE	07	06	05	01 00
	1	DRAM<FPA>#FEN OR -DRAM<FPA>	DRAM ADRS<05:01>	DRAM ADRS<00> & RMODE & -BDEST
OPT-TWO RMODE	07	06	05	04 00
	1	DRAM<FPA>#FEN	DRAM ADRS<05> & B1=REGMODE	DRAM ADRS<04:00>
OPT-TWO NOT RMODE	07	06	05	04 03 02 00
	1	DRAM<FPA>#FEN	DRAM ADRS<05> & B1=REGMODE	DRAM TYPE<1:0> DRAM CTX<2:0>
OPT-TWO & EXEC RMODE	07	06	05	01 00
	0	DRAM<FPA>#FEN	DRAM ADRS<05:01>	DRAM ADRS<00> OR RMODE
OPT-TWO & EXEC NOT RMODE	07	06	05	04 00
	0	DRAM<FPA>#FEN	DRAM ADRS<05> & B1=REGMODE	DRAM ADRS<04:00>

== IF FORK ADDRESS BIT 5 (FA<05>) = 1
 TURN OFF THE SCOREBOARD.
 == IF FORK ADDRESS BIT 0 (FA<00>) = 1
 TURN OFF THE SCOREBOARD.


TABLE 10 USE OF THE DRAM		
EPC	NON FD INSTRUCTIONS	FD INSTRUCTIONS
0	1ST OPERAND	FPD DISPATCH
1	2ND OPERAND	1ST OPERAND
2	ETC..	2ND OPERAND
3	.	ETC..
4	.	.
5	.	.
6	.	.
7	FPD DISPATCH	NOT USED


NOTES: 1) THE OPERAND ENTRIES ARE THERE ONLY IF THE OPCODE HAS SUCH OPERANDS.
 2) FPD => FIRST PART DONE.
 THE FPD DISPATCH FORKS THE EBOX TO THE FPD CODE FOR THE INSTRUCTION IT WAS DOING BEFORE IT WAS INTERRUPTED.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984, DIGITAL EQUIPMENT CORPORATION.

REV	CHG	CHANGE NO.

digital	DRN. L.HELLO	DATE 19-SEP-84	ENG. C.MAUMAN	DATE 19-SEP-84	TITLE: IBOX DRAM FIELDS & FORK ADDRESS
	CHK'D L.METZGER	DATE 19-SEP-84	DATE 19-SEP-84	DATE 19-SEP-84	
VENIS: (IBOX-00-SUD) (REV'D) DRN 118-SEP-84 10:30 NEXT HIGHER ASSEMBLY: D-DD-KA86-0					SIZE CODE NUMBER REV. D BD KA86-0-IBX4 A
FIRST USED ON OPTION/MODEL:					







2200

THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984 DIGITAL EQUIPMENT CORPORATION.

REVISIONS	
CHK	CHANGE NO. REV

digital

DRN. C. CAIAZZI
CHK'D. L. METZGER


DATE	ENG	DATE
19-SEP-84	F. MCKEEN	19-SEP-84

TITLE: FLUSH + LD CPC
DELAYED MBOX ACK

VENTS: (IBOX, BD, SLD) IBOX, BD, SLD	DATE	TIME	DATE	TIME	DATE	TIME	DATE	TIME
19-SEP-84	12:35	19-SEP-84	12:35	19-SEP-84	12:35	19-SEP-84	12:35	19-SEP-84

FIRST USED ON OPTION MODEL: D-DD-KA86-0

SIZE	CODE	NUMBER	REV.
D	BD	KA86-0-IBX7	A




THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984, DIGITAL EQUIPMENT CORPORATION.

REVISIONS		
CHK	CHANGE NO.	REV

digital	DRN C. CAIAZZI	DATE 19-SEP-84	ENG F. MCKEEN	DATE 19-SEP-84	TITLE: VENUS SYSTEM PIPELINE FLOW
	CHK'D L. METZGER	DATE 19-SEP-84	BOARD LOCATION: 1 OF 1	SIZE CODE D BD	NUMBER KAS6-0-1BX8
VENUS (1100X-00-SUB) PART NO. 119-SEP-84 12:35			NEXT HIGHER ASSEMBLY: D-DD-KAS6-0		REV. A
FIRST USED ON OPTION/MODEL:					

2201



THIS DRAWING AND SPECIFICATIONS
HEREIN, ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1984
DIGITAL EQUIPMENT CORPORATION

REVISIONS
CHK CHANGE NO. REV

digital	DATE	ENG.	DATE	TITLE:
	18-SEP-84	J. MARTIN	18-SEP-84	SBIA BLOCK DIAGRAM
CHK'D	DATE	BOARD LOCATION:		
L. HETZGER	18-SEP-84	SHEET	OF 1	
VEHMG2: (MARTIN) SB1180.DRW 18-SEP-84 14:15			NEXT HIGHER ASSEMBLY:	
FIRST USED ON OPTION/MODEL:			D-DD-KA86-0	
SIZE	CODE	NUMBER	REV.	
D	BD	KA86-0-SB11	A	

Diagram illustrating the structure of the 32-bit address bus (bits 31 to 0). The address is divided into three main sections:

- Memory Separator:** Indicated by a double-headed arrow spanning bits 31 down to bit 20. The bits in this range are: 31:0, 30:0, 29:0, 28:0, 27:0, 26:0, 25:0, 24:0, 23:0, 22:0, 21:0, 20:0.
- Adapter Type:** Indicated by a double-headed arrow spanning bits 7 down to bit 0. The bits in this range are: 7:0, 6:0, 5:0, 4:0, 3:0, 2:0, 1:0, 0:0.

The bits are represented as follows (from bit 31 to bit 0):

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

[illegible]

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMD 03	CMD 02	CMD 01	CMD 00	L/S 01	L/S 00	0	0	CPU BUF ERROR LOCK	CPU A/D PTY ERR	CPU CNTRL PTY ERR	ADRS ERR	ERR CPU C/A	ON STATE MACH PTY ERR	0	MULT CPU ERR	0	SBI A DETECT A/D	SBI A DETECT CNTRL	MBOX DETECT	0	SBI A DETECT A/D	SBI A DETECT CNTRL	MBOX DETECT	0	SBI A DETECT A/D	SBI A DETECT CNTRL	MBOX DETECT	DMA INTLK THOUT	SBI A DETECT A/D	SBI A DETECT CNTRL	MBOX DETECT
P BUFFER																DMAC				DMAB				DMAA				DMAI			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	FORCE DMA0 BUSY	FORCE DMA1 BUSY	FORCE DMA2 BUSY	FORCE DMA3 BUSY	0	0	0	0	0	0	0	CLEAR SILO ADDR	DISAB LE SILO INC	DIAG DEAD	0	INH SBI TH0	FORCE QUAD DATA	LOOP BACK MODE	FORCE STATE PTV ERR	ENABLE SHORT TIME- OUT

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

SBI COMMAND/ADDRESS

[illegible]


31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

← SBI COMMAND/ADDRESS →


[illegible]

TITLE: SBIA REGISTERS PART 1			
SIZE D	CODE BD	NUMBER KA86-0-SBI2	REV. A


DMAB CMD/ADDRS
2X08 0020




DMAB ID
2X08 0024




DMAC CMD/ADDRS
2X08 0028




DMAC ID
2X08 002C




SBI SILO
2X08 0030




SBI ERROR
2X08 0034



SBI
TIMEOUT ADDRESS
2X08 0038



SBI
FAULT/STATUS
2X08 003C



THIS DRAWING AND SPECIFICATIONS
HEREIN ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1984
DIGITAL EQUIPMENT CORPORATION

REVISIONS	
CHK	CHANGE NO. REV.

digital
VENH621<MARTIN>SBI380.DRW 117-SEP-84 14:55
FIRST USED ON OPTION/MODEL:

DRW. J. Martin
CHK'D. L. METZGER
DATE 18-SEP-84
DATE 18-SEP-84
SHEET 1 OF 1

ENG. J. MARTIN
BOARD LOCATION:
NEXT HIGHER ASSEMBLY:
D-DD-KA86-0

TITLE: SBIA REGISTERS
PART2
SIZE CODE D BD
NUMBER KA86-0-SBI3
REV. A

SBI SILO
COMPARATOR
2X08 0040

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
COMP SILO	SILO LCK	INT ENA	LOCK UNCND	COND LOCK CODE 01	COND LOCK CODE 00	COMP CMDMSK 03	COMP CMDMSK 02	COMP CMDMSK 01	COMP CMDMSK 00	COMP TAG 02	COMP TAG 01	COMP TAG 00	COUNT FIELD 03	COUNT FIELD 02	COUNT FIELD 01	COUNT FIELD 00	MAINT TR 15	MAINT TR 14	MAINT TR 13	MAINT TR 12	MAINT TR 11	MAINT TR 10	MAINT TR 09	MAINT TR 08	MAINT TR 07	MAINT TR 06	MAINT TR 05	MAINT TR 04	MAINT TR 03	MAINT TR 02	MAINT TR 01	MAINT TR 00
FORCE SBI REQUEST SBI MAINT. BIT 04 = 1																								MAINT REQ 07	MAINT REQ 06	MAINT REQ 05	MAINT REQ 04	MAINT ALERT				

SBI
MAINTENANCE
2X08 0044

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FORCE P0 REV ON SBI	FORCE USQ FAULT	FORCE UNKPD RD DAT FAULT	FORCE MULTI XMITTR FAULT	MAINT ID04	MAINT ID03	MAINT ID02	MAINT ID01	MAINT ID00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FORCE SBI REQUEST = 1 SBI MAINT. BIT 04																								FORCE P1 REV ON SBI	0	0	0	0	0	0	0

SBI
UNJAM
2X08 0048

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SBI
QUADCLEAR
2X08 004C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	0	A26	A25	A24	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A09	A08	A07	A06	A05	A04	A03	A02	A01	A00

VECTOR
2X08 0080
TO
2X08 00B8

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	

THIS DRAWING AND SPECIFICATIONS
HEREIN, ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1984,
DIGITAL EQUIPMENT CORPORATION

REVISIONS		
CHK	CHANGE NO.	REV

digital

DRN
CHK'D
L. METZGER

DATE
18-SEP-84
DATE
18-SEP-84
DATE
18-SEP-84

ENG.
J. MARTIN

DATE
18-SEP-84

BOARD LOCATION

SHEET
1 OF 1

TITLE

SBIA REGISTERS
PART 3

VENN621(MARTIN)SBI480.DRW 117-SEP-84 14:56 INEXT HIGHER ASSEMBLY:
FIRST USED ON OPTION/MODEL: D-DD-KA86-0

SIZE
D

CODE
BD

NUMBER
KA86-0-SBI4

REV.
A

8

7

6

5

4

3

2

1

FUNCTION (INFORMATION TO BE TRANSMITTED ON THE SBI)	SPECIAL CASES	MASK, TAG MUX SEL A1 A0	B<31:28> MUX SEL A1 A0	B<27:00> MUX SEL A1 A0	TAG SOURCE	MASK SOURCE	B<31:28> SOURCE	B<27:00> SOURCE	PREDICT P1 SOURCE	PREDICT P0 SOURCE	COMMENTS
DMA READ DATA RETURN	NO ERROR PARITY ERROR OR L/S NOT 00	0 0 0 0	0 0 0 0	0 0 0 0	FORCED (000) FORCED (000)	FORCED (0000) FORCED (0010)	FILE DATA LATCH FILE DATA LATCH	FILE DATA LATCH FILE DATA LATCH	-LATCH A/D PAR LATCH A/D PAR	0<-ERROR> 1<ERROR>	
CPU CMD/ADR READ		0 1	0 1	0 1	FORCED (011)	CPU ADRS LATCH L/S	SBI FUNCTION GEN	CPU ADRS LATCH	CPU ADRS PAR	FORCED (0)	
WRITE		0 1	0 1	0 1	FORCED (011)	WRITE DATA LATCH MASK	SBI FUNCTION GEN	CPU ADRS LATCH	CPU ADRS PAR	-DATA CNTRL PAR (WRITE DATA LATCH)	
QUADCLEAR		1 0	1 0	1 0	FORCED (011)	WRITE DATA LATCH MASK	WRITE DATA LATCH	WRITE DATA LATCH	-CPU DATA PAR (WRITE DATA LATCH)	-DATA CNTRL PAR (WRITE DATA LATCH)	
CPU WRITE DATA WRITE COMMAND	NORMAL	1 0	1 0	1 0	FORCED (101)	FORCED (0000)	WRITE DATA LATCH	WRITE DATA LATCH	-CPU DATA PAR (WRITE DATA LATCH)	FORCED (0)	DIAGNOSTIC MODE
	FORCE WRITE SEQ FAULT	1 0	1 0	1 0	FORCED (111)	FORCED (0000)	WRITE DATA LATCH	WRITE DATA LATCH	-CPU DATA PAR (WRITE DATA LATCH)	FORCED (1)	
QUADCLEAR WD1	NORMAL	1 0	1 0	1 0	FORCED (101)	WRITE DATA LATCH MASK	DISABLED (0)	DISABLED (0)	DISABLED (0)	-DATA CNTRL PAR (WRITE DATA LATCH)	DIAGNOSTIC MODE
	FORCE WRITE SEQ FAULT	1 0	1 0	1 0	FORCED (111)	WRITE DATA LATCH MASK	DISABLED (0)	DISABLED (0)	DISABLED (0)	-DATA CNTRL PAR (WRITE DATA LATCH)	DIAGNOSTIC MODE
	FORCE QUAD DATA	1 0	1 0	1 0	FORCED (101)	WRITE DATA LATCH MASK	WRITE DATA LATCH	WRITE DATA LATCH	-CPU DATA PAR (WRITE DATA LATCH)	-DATA CNTRL PAR (WRITE DATA LATCH)	DIAGNOSTIC MODE
QUADCLEAR WD2	NORMAL	1 0	1 0	1 0	FORCED (101)	FORCED (0000)	DISABLED (0)	DISABLED (0)	DISABLED (0)	FORCED (0)	DIAGNOSTIC MODE
	FORCE WRITE SEQ FAULT	1 0	1 0	1 0	FORCED (111)	FORCED (0000)	DISABLED (0)	DISABLED (0)	DISABLED (0)	FORCED (1)	DIAGNOSTIC MODE
	FORCE QUAD DATA	1 0	1 0	1 0	FORCED (101)	FORCED (0000)	WRITE DATA LATCH	WRITE DATA LATCH	-CPU DATA PAR (WRITE DATA LATCH)	FORCED (0)	DIAGNOSTIC MODE
INTERRUPT SUMMARY READ		1 1	1 1	1 1	FORCED (110)	FORCED (0000)	FORCED (0000)	<27:00> FORCED (0) <07:04> DECODE OF CPU ADR<01:00> <03:00> FORCED (0)	FORCED (1)	FORCED (0)	
ISR RESPONSE	NORMAL	---	---	---	---	---	---	---	---	---	NO TRANSMIT
	FORCE ISR DATA	1 0	1 0	1 0	DISABLED (0)	FORCED (0000)	WRITE DATA LATCH	WRITE DATA LATCH	FORCED (0)	FORCED (0)	

S-DATA ASSEMBLY DATA PATH MUXING

THIS DRAWING AND SPECIFICATIONS
HEREIN ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1984
DIGITAL EQUIPMENT CORPORATION

REVISIONS		
CHK	CHANGE NO.	REV

digital
VEN:MG2:(MARTIN)SBI580.DRW 18-SEP-84 10:45
FIRST USED ON OPTION/MODEL:

DATE ENG. J. MARTIN 18-SEP-84
DATE BOARD LOCATION: 18-SEP-84
DATE SHEET 1 OF 1
NEXT HIGHER ASSEMBLY:
D-DD-KA86-0

TITLE: S-DATA PATH
OUTPUT MUXING
SIZE CODE NUMBER REV.
D BD KA86-0-SBI5 A

8

7

6


5

4

3

2

1



NOTE: THIS FLOW DIAGRAM DESCRIBES THE CONTROL STATES FOR CPU TRANSACTIONS ON THE SBI. EACH STATE HAS SPECIFIC SELECT AND ENABLE INFORMATION FOR THE SBI TRANSMIT MUX; FOR SENDING SBI HOLD; AND SOME STATES TRIGGER CONTROL AND DATA PATH LOGIC. THE CPU-SBI STATE LOGIC IS ON SHEET SBA0.

CPU-SBI STATE MACHINE FLOW DIAGRAM

THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984, DIGITAL EQUIPMENT CORPORATION.

REVISIONS		
CHK	CHANGE NO.	REV

digital

DRN. J. Martin
CHK'D. L. METZGER

DATE	ENG.	DATE
18-SEP-84	J. MARTIN	18-SEP-84
DATE	BOARD LOCATION:	DATE
18-SEP-84	SHEET 1 OF 1	18-SEP-84

TITLE: CPU-SBI STATE MACHINE FLOW

VENUE: <MARTIN>SBI680.DRW 18-SEP-84 10:48 NEXT HIGHER ASSEMBLY: D-DD-KA86-0

SIZE	CODE	NUMBER	REV.
D	BD	KA86-0-SBI6	A

8

7

6



5

4

3

2

1




CPU-SBI STATE MACHINE FLOW DIAGRAM

THIS DRAWING AND SPECIFICATIONS
HEREIN, ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1984,
DIGITAL EQUIPMENT CORPORATION

REVISIONS		
CHK	CHANGE NO.	REV

digital	DRW. <i>J. Martin</i>	DATE 18-SEP-84	ENG. J. MARTIN	DATE 18-SEP-84	TITLE: SBI STATE MACHINE READ/WRITE				
	CHK'D L. NETZGER	DATE 18-SEP-84	BOARD LOCATION: SHEET OF 1						
	VENM21<MARTIN>SBI780.DRW 18-SEP-84 10:54					SIZE	CODE	NUMBER	REV.
	FIRST USED ON OPTION MODEL: D-DD-KA86-0					D	BD	KA86-0-SBI7	A

2208 8 7 6 5 4 3 2 1



CPU-SBI STATE MACHINE FLOW DIAGRAM

THIS DRAWING AND SPECIFICATIONS
HEREIN ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1984
DIGITAL EQUIPMENT CORPORATION


REVISIONS	
CHK	CHANGE NO. REV


digital
VEN:MG2: (MARTIN) SBI88D.DRW 18-SEP-84 10:52
FIRST USED ON OPTION MODEL:


DRN: J. J. J. J.
CHK: D. NETZGER
DATE 18-SEP-84
DATE 18-SEP-84
SHEET 1 OF 1


ENG. J. MARTIN
BOARD LOCATION:
NEXT HIGHER ASSEMBLY:
D-DD-KA86-0

TITLE: SBI STATE MACHINE
ISR/QUADCLEAR
SIZE CODE D BD
NUMBER KA86-0-SBI8
REV. A












FIGURE 8-1 MISCELLANEOUS CONTROL/STATUS LOGIC

REVISIONS	
CHK	CHANGE NO. REV

digital	DRN. R. DAME	DATE 01-NOV-84	ENG. E. LANTON	DATE 01-NOV-84	TITLE: MISCELLANEOUS
	CHK'D L. METZGER	DATE 23-OCT-84	BOARD LOCATION: 10105	SHEET 1	CNTRL/STATUS LOGIC
FIRST USED ON OPTION/MODEL: D-DD-L0201-0					SIZE CODE D BD L0201-0-CSL7
					NUMBER REV. A

8		7		6		5		4		3		2		1	
8752-0-10201 08 0 3003 3215															
<div style="display: flex; justify-content: space-between;"> <div style="width: 30%;"> <p style="text-align: center;">QBUS SIGNALS CONSOLE MODULE SLOT AC2</p> <p>(A5) -BDAL8 H</p> <p>(A6) -BDAL10 H</p> <p>(A8) -BDAL12 H</p> <p>(A10) -BDAL14 H</p> <p>(A12) -BDAL11 H</p> <p>(A14) -BDAL15 H</p> <p>(A18) -BDAL13 H</p> <p>(A20) -BDAL9 H</p> <p>(A30) -BDAL2 H</p> <p>(A32) -BDAL0 H</p> <p>(A34) -BDAL4 H</p> <p>(A36) -BDAL7 H</p> <p>(A38) -BDAL1 H</p> <p>(A39) -BDAL3 H</p> <p>(A41) -BDAL6 H</p> <p>(A46) -BDAL5 H</p> <p>(A62) -BIRQ H</p> <p>(A64) -BDMR H</p> <p>(A68) -BSACK H</p> <p>(A70) -BDMG H</p> <p>(A74) -BIAX H</p> <p>(A76) -BDCOK H</p> <p>(A78) -BINIT H</p> <p>(A85) -BWTBT H</p> <p>(A86) -BDOUT H</p> <p>(A87) -BSTNC H</p> <p>(A88) -BDIN H</p> <p>(A89) -BRPLY H</p> <p>(A93) -BPOK H</p> <p>(A94) -BBS7 H</p> </div> <div style="width: 30%;"> <p style="text-align: center;">SCP SIGNALS</p> <p>(B58) -CL SCP CNTRL S1 H</p> <p>(B64) -CL SCP DATA IN H</p> <p>(B66) -CL SCP CNTRL S2 H</p> <p>(B67) -CL SCP VIS SHIFT H</p> <p>(B69) -CL SCP CLK H</p> </div> <div style="width: 30%;"> <p style="text-align: center;">SDB CLOCK SIGNALS</p> <p>(B65) -CL SDB CLOCK CLK H</p> <p>(B73) -CL SDB CLOCK ICB H</p> <p>(B74) -CL SDB CLOCK ICA H</p> <p>(B75) -CL SDB CLOCK IDP H</p> <p>(B76) -CL SDB CLOCK IBD H</p> <p>(B77) -CL SDB CLOCK MCD H</p> <p>(B78) -CL SDB CLOCK FBM H</p> <p>(B80) -CL SDB CLOCK FBA H</p> <p>(C5) -CL SDB CLOCK EBC H</p> <p>(C6) -CL SDB CLOCK EDP H</p> <p>(C7) -CL SDB CLOCK EBD H</p> <p>(C8) -CL SDB CLOCK EBE H</p> <p>(C10) -CL SDB CLOCK MCC H</p> <p>(C11) -CL SDB CLOCK CSB H</p> <p>(C12) -CL SDB CLOCK MAP H</p> <p>(C18) -CL SDB CLOCK CSA H</p> <p>(C24) -CL SDB CLOCK 23 H</p> <p>(C25) -CL SDB CLOCK 22 H</p> <p>(C26) -CL SDB CLOCK IOAB H</p> <p>(C27) -CL SDB CLOCK 21 H</p> <p>(C28) -CL SDB CLOCK IOA1 H</p> <p>(C29) -CL SDB CLOCK ITH H</p> <p>(C30) -CL SDB CLOCK IOA2 H</p> </div> </div>															
<div style="display: flex; justify-content: space-between;"> <div style="width: 30%;"> <p style="text-align: center;">CBUS SIGNALS CONSOLE MODULE SLOT AC2</p> <p>(C44) -EBE CBUS A5 H</p> <p>(C45) -EBE CBUS A4 H</p> <p>(C46) -EBE CBUS A2 H</p> <p>(C53) -EBE CBUS WRITE H</p> <p>(C54) -CBUS D6 H</p> <p>(C58) -EBE CBUS CLOCK H</p> <p>(C64) -CBUS D7 H</p> <p>(C66) -CBUS D1 H</p> <p>(C67) -CBUS D4 H</p> <p>(C68) -CBUS D0 H</p> <p>(C70) -CBUS D2 H</p> <p>(C71) -CBUS D3 H</p> <p>(C73) -CBUS D5 H</p> <p>(C74) -EBE CBUS A1 H</p> <p>(C76) -EBE CBUS A3 H</p> <p>(C78) -EBE CBUS A0 H</p> </div> <div style="width: 30%;"> <p style="text-align: center;">MISCELLANEOUS SIGNALS</p> <p>(A42) -CL ARRAY DC OK H</p> <p>(A50) -CL ABUS ENABLE H</p> <p>(B32) -CL TTX INTR H</p> <p>(B35) -CL RL INTR H</p> <p>(B84) -CL CSM REQ H</p> <p>(B86) -CL CSM REQ H</p> <p>(B87) -CL UNHANG RESET H</p> <p>(B88) -CL CPU PF INTR H</p> <p>(B89) -CL CPU PF INTR H</p> <p>(C2) -CL MASTER RESET H</p> <p>(C4) -CL TRX INTR H</p> </div> <div style="width: 30%;"> <p style="text-align: center;">SDB CNTRL SIGNALS</p> <p>(C15) -CL SDB CNTRL S1 A H</p> <p>(C17) -CL SDB CNTRL S1 C H</p> <p>(C18) -CL SDB CNTRL S2 B H</p> <p>(C20) -CL SDB CNTRL S1 B H</p> <p>(C21) -CL SDB CNTRL S2 C H</p> <p>(C22) -CL SDB CNTRL S2 A H</p> <p>(C51) -CL SDB DATA IN C H</p> <p>(C52) -CL SDB DATA IN A H</p> <p>(C55) -CL SDB DATA IN B H</p> <p>(C59) -CL SDB VIS SHIFT A H</p> <p>(C63) -CL SDB VIS SHIFT B H</p> <p>(C65) -CL SDB VIS SHIFT C H</p> </div> </div>															
<div style="display: flex; justify-content: space-between;"> <div style="width: 30%;"> <p style="text-align: center;">QBUS & CBUS SIGNALS</p> </div> <div style="width: 30%;"> <p style="text-align: center;">SIGNALS</p> </div> <div style="width: 30%;"> <p style="text-align: center;">SIGNALS</p> </div> </div>															

THIS DRAWING AND SPECIFICATIONS
HEREIN, ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1984.
DIGITAL EQUIPMENT CORPORATION

REVISIONS	
CHK	CHANGE NO. REV

digital


DRN.	R. DAME	DATE	ENG.	E. ANTON	DATE
		01-NOV-84			01-NOV-84
CHK'D		DATE		BOARD LOCATION:	
L. METZGER		01-NOV-84		SHEET	
FIRST USED ON OPTION/MODEL: D-DD-L0201-0					

TITLE:	QBUS & CBUS SIGNALS		NUMBER	REV.
			L0201-0-CSL8	A




THIS DRAWING AND SPECIFICATIONS
HEREIN, ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1980,
DIGITAL EQUIPMENT CORPORATION.

Digital	DRN.	DATE	ENG.	DATE	TITLE:	TOY CLOCK CONTROLLER
	R. DAME	01-NOV-84	E. ANTON	01-NOV-84		
	CHK'D	DATE	BOARD LOCATION:			
	L. METZGER	01-NOV-84	SHEET OF 1			
ELP:CC02CSLA0.DRW			19-OCT-84 11:09		NEXT HIGHER ASSEMBLY:	
FIRST USED ON OPTION-MODEL:			D-DD-L0201-0		SIZE	CODE
					0	BD
					NUMBER	
					L0201-0-CSLA	
					REV.	
					A	



NOTE 1: THIS DIAGRAM SHOWS THE RELATIONSHIPS BETWEEN THE NOMINAL TIMES OF THE CLOCKS AT VARIOUS POINTS IN THE SYSTEM. ALL TIMES ARE SHOWN IN PS (PICO SECONDS).

NOTE 2: ALL OF THE EBOX, IBOX, AND MBOX MODULES HAVE SIMILAR CLOCK DISTRIBUTION LOGIC. THE DESKEW TARGET VALUE FOR EACH OF THESE MODULES IS IDENTICAL (5300 PS).



NOTE 3: EACH OF THE 4 WBUS MODULES RECEIVES AN INDIVIDUAL COPY OF THE WBUS ENABLE FROM THE CLOCK MODULE. THE WBUS ENABLE IS NOT DESKEWED ON THE LOGIC MODULES.

NOTE 4: TIMES AT CLOCK MODULE FINGER PINS ARE HIGH EDGE OF 50MHZ CLOCK. TIMES AT LOGIC MODULE FINGER PINS ARE HIGH EDGE OF 50MHZ CLOCK.

TIMES AT OTHER POINTS ON E/I/M BOX MODULES ARE FOR LEADING EDGE OF T0A CLOCK.

TO CALCULATE THE TIMES FOR T0B, T0C AND T0D, ADD 4545PS, 9091PS AND 13636PS RESPECTIVELY TO THE TIMES SHOWN FOR T0A.

TIMES AT OTHER POINTS ON FBOX MODULES ARE FOR LOW EDGE OF T02 CLOCK.

ALL TIMES SHOWN FOR MEMORY CLOCKS ARE FOR HIGH EDGE OF 25MHZ CLOCK.

THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984, DIGITAL EQUIPMENT CORPORATION

REVISIONS
CHK CHANGE NO. REV

digital	DRN: C. CAIAZZI	DATE: 24-OCT-84	ENG: S. DELAHUNT	DATE: 24-OCT-84	TITLE: CLOCK RELATIVE TIMES
	CHK'D: L. METZGER	DATE: 24-OCT-84	BOARD LOCATION: 1	SHEET: 1	SIZE: D
VENDOR: CLC, SMT, CLK2TD, ORU			NEXT HIGHER ASSEMBLY: D-DD-L0217-0		
FIRST USED ON OPTION/MODEL: 1024			NUMBER: 1		
			REV: A		

8

7

6


5


4

3

2


1






NOTE:
CS ARRAY RAMS AND
CSDR MUX LTH
ARE SHOWN ON
PRINTS CSA2-CSA5,
CSB3-CSB6,
AND CSB5.

DIAGNOSTIC
INTERFACE
LOGIC

THIS DRAWING AND SPECIFICATIONS HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984, DIGITAL EQUIPMENT CORPORATION.	REVISIONS			DRN. J. SMITH	DATE 21-SEP-84	ENG. B. HILLIARD	DATE 21-SEP-84	TITLE: MICROSEQUENCER BLOCK DIAGRAM			
	CHK	CHANGE NO.		REV	CHK'D L. METZGER	DATE 21-SEP-84	BOARD LOCATION: SHEET 1 OF 1	SIZE CODE D BD			
					VENUE:CSB8,SB1,CSB18D,DRW 113-SEP-84 07:04	NEXT HIGHER ASSEMBLY: D-DD-L0216-0	NUMBER L0216-0-CSB1	REV. A			
					FIRST USED ON OPTION/MODEL:						
		7		6		5	4	3	2	1	2227





THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF THE U.S. GOVERNMENT AND ARE NOT TO BE REPRODUCED OR COPIED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE U.S. GOVERNMENT.

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1


REV.	CHG.	NO.	REV.
1	1	1	1

REV.	CHG.	NO.	REV.
1	1	1	1


REV.	CHG.	NO.	REV.
1	1	1	1


REV.	CHG.	NO.	REV.
1	1	1	1

DRN. U.S. GOVERNMENT	DATE 10-DEC-84	ENG. S. REICHERT	DATE 10-DEC-84	TITLE: BLOCK DIAGRAM EBC (L2210)
CL. 10-DEC-84	DATE 10-DEC-84	DATE 10-DEC-84	DATE 10-DEC-84	DATE 10-DEC-84
ELF:CCM**EBC280.DRW	03-JUL-84	10:25	NEXT HIGHER ASSEMBLY:	SIZE CODE
FIRST USED ON OPTION/MODEL:	D-00-L2210-0			NUMBER
				REV. A










REV.	DATE	BY	CHK	CHANGE NO.	REV.
1	12-NOV-84	B. MILLIARD			


1. DATA T.B.
2. V.A. T.B.

DRN.	B. CHARBONNEAU	DATE	12-NOV-84	ENG.	B. MILLIARD	DATE	12-NOV-84	TITLE:	EBOX DATA PATH BLOCK DIAGRAM
CHK'D.	L. NETZGER	DATE	12-NOV-84	DATE	12-NOV-84	SHEET	1 OF 1	SIZE	CODE
ELF: (COR2) EDP180.DRW	125-OCT-84	10:32	NEXT	HIGHER ASSEMBLY:				NUMBER	
FIRST USED ON OPTION/MODEL:								D	BD
								L0209-0-EDP1	REV.
									A



THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984, DIGITAL EQUIPMENT CORPORATION.


REVISIONS	
CHK	CHANGE NO. REV



DRN: C. CAIAZZI
CHK'D: L. METZGER
VENF021 (FBAE SEM) FBOX-TIMING.DRW/20-SEP-84 00:25
FIRST USED ON OPTION/MODEL:

DATE: 21-SEP-84	ENG: B. GRUNDMANN	DATE: 21-SEP-84	TITLE: FBOX TIMING DIAGRAM
DATE: 21-SEP-84	BOARD LOCATION: 1	DATE: 21-SEP-84	SHEET: 1
NEXT HIGHER ASSEMBLY: D-DD-L0212-0			SIZE CODE: D TD


SIZE CODE: D TD	NUMBER: L0212-0-FBA1	REV: A
-----------------	----------------------	--------




THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984, DIGITAL EQUIPMENT CORPORATION.


REVISIONS	
CHK	CHANGE NO. 1 REV

digital	DRN. J. SMITH	DATE 24-OCT-84	ENG. B. GRUNDMANN	DATE 24-OCT-84	TITLE: FBOX DATA BLOCK DIAGRAM
	CHK'D L. MEZTGER	DATE 24-OCT-84	DATE 24-OCT-84	DATE 24-OCT-84	REV. A
VENF02: (FBOX, SPM) F01: B0, DRN 120-SEP-84		08: 17 INEXT HIGHER ASSEMBLY:		SIZE CODE D BD	NUMBER L0213-0-F3M1
FIRST USED ON OPTION/MODEL:		1D-DD-L0213-0			









REV.	CHG.	NO.	REV.
1			

digital	DRN. J. SMITH	DATE 07-NOV-84	ENG. C. MAHMAN	DATE 07-NOV-84	TITLE: IBD MODULE BLOCK DIAGRAM
	CHK'D L. METZGER	DATE 07-NOV-84	BOARD LOCATION: 1		
	ELF:COM1:IBD-MD.DRW	14-SEP-84	10:33	NEXT HIGHER ASSEMBLY: 10-DD-L0208-6	
	FIRST USED ON OPTION/MODEL:				

SIZE	CODE	NUMBER	REV.
D	BD	L0208-0-1BD4	A



TABLE 1 DRAM BIT FIELDS		
DRAM BIT NAME	DRAM FIELD USE	SDB WRITE GROUP/BIT #
CONTEXT 2 CONTEXT 1 CONTEXT 0	OPERAND SIZE B.W.L.O.O	HIGH/DA09 HIGH/DA08 HIGH/DA07
TYPE 1 TYPE 0	OPERAND TYPE I.F.G.V	HIGH/DA06 HIGH/DA05
REF 1 REF 0	REF ACCESS R.W.M.A.V	HIGH/DA04 HIGH/DA03
CTL 1 CTL 0	DECODE UNIT CTL E.S.OP2.OP2+EX	HIGH/DA02 HIGH/DA01
SUSP	SUSPEND AFTER	HIGH/DA00
BDEST	BRANCH NEXT	LOW/DA09
LAST	LAST SPECIFIER	LOW/DA08
PAR	ODD PARITY	LOW/DA07
	EB0X FORK ADRS	
FPA FA 5 FA 4 FA 3 FA 2 FA 1 FA 0	ALLOW FPA FORK ADRS 5 FORK ADRS 4 FORK ADRS 3 FORK ADRS 2 FORK ADRS 1 FORK ADRS 0	LOW/DA06 LOW/DA05 LOW/DA04 LOW/DA03 LOW/DA02 LOW/DA01 LOW/DA00

TABLE 3 VENUS BUS FORMATS (FOR IBD)					
BUS FORMAT	SOURCE	BYTE 3	BYTE 2	BYTE 1	BYTE 0
MD BUS, READ MD BUS, WRITE	MCD MOD WR LAT	<B3> <B3>	<B2> <B2>	<B1> <B1>	<B0> <B0>
OP BUS					
MEM FETCH, BYTE	IMD REG	SEXT	SEXT	SEXT	IMD<B0>
MEM FETCH, WORD	IMD REG	SEXT	SEXT	IMD<B1>	IMD<B0>
MEM FETCH, LONG	IMD REG	IMD<B3>	IMD<B2>	IMD<B1>	IMD<B0>
MEM FETCH, QUAD*	IMD REG	IMD<B3>	IMD<B2>	IMD<B1>	IMD<B0>
MEM FETCH, OCTA*	IMD REG	IMD<B3>	IMD<B2>	IMD<B1>	IMD<B0>
STRING, ALL LENGTHS	IBUF	IBUF<B3>	IBUF<B2>	IBUF<B1>	IBUF<B0>
D BUS					
BYTE DISPLACEMENT	IBUF	SEXT	SEXT	SEXT	BTD<B0>
WORD DISPLACEMENT	IBUF	SEXT	SEXT	WTD<B1>	WTD<B0>
LONG DISPLACEMENT	IBUF	LTD<B3>	LTD<B2>	LTD<B1>	LTD<B0>
SHORT LITERAL	IBUF	ZEXT	ZEXT	ZEXT	ST#
BYTE IMMEDIATE	IBUF	SEXT	SEXT	IT#<B1>	IT#<B0>
WORD IMMEDIATE	IBUF	SEXT	SEXT	IT#<B1>	IT#<B0>
LONG IMMEDIATE*	IBUF	IT#<B3>	IT#<B2>	IT#<B1>	IT#<B0>
QUAD IMMEDIATE*	IBUF	IT#<B3>	IT#<B2>	IT#<B1>	IT#<B0>
OCTA IMMEDIATE*	IBUF	IT#<B3>	IT#<B2>	IT#<B1>	IT#<B0>
ABSOLUTE ADRS	IBUF	0#A<B3>	0#A<B2>	0#A<B1>	0#A<B0>
WRITE DATA	IDP MOD	W<B3>	W<B2>	W<B1>	W<B0>

*-QUAD REQUIRES 2 MEMORY REFERENCES.
OCTA REQUIRES 4 MEMORY REFERENCES.

TABLE 2 INSTRUCTION BUFFER (IBUF) FORMATS							
CURRENT SPECIFIER	BYTE 6	BYTE 5	BYTE 4	BYTE 3	BYTE 2	BYTE 1	BYTE 0
SHORT LIT, ST#	-	-	-	-	RMODE	[0,R]	OPCODE
	-	-	-	-	RMODE	[1,R]	OPCODE
	-	-	-	-	RMODE	[2,R]	OPCODE
	-	-	-	-	RMODE	[3,R]	OPCODE
INDEX, I	NOTE 1	-	-	-	BOA	[4,R]	OPCODE
REGISTER, R	-	-	-	-	RMODE	[5,R]	OPCODE
REG DEF, <R>	-	-	-	-	RMODE	[6,R]	OPCODE
AUTO DECR, -<R>	-	-	-	-	RMODE	[7,R]	OPCODE
AUTO INCR, <R>*	-	-	-	-	RMODE	[8,R]	OPCODE
R NOT PC	-	-	-	-	RMODE	[9,R]	OPCODE
IMMED, <PC>*, BYTE	-	-	-	RMODE	IT#<B0>	[0,PC]	OPCODE
IMMED, <PC>*, WORD	-	-	RMODE	IT#<B1>	IT#<B0>	[0,PC]	OPCODE
IMMED, <PC>*, LONG	RMODE	IT#<B3>	IT#<B2>	IT#<B1>	IT#<B0>	[0,PC]	OPCODE
IMMED, <PC>*, QUAD	NOTE 2	IT#<B3>	IT#<B2>	IT#<B1>	IT#<B0>	[0,PC]	OPCODE
IMMED, <PC>*, OCTA	NOTE 3	IT#<B3>	IT#<B2>	IT#<B1>	IT#<B0>	[0,PC]	OPCODE
AUTO INCR DEF, <R>*	-	-	-	-	RMODE	[9,R]	OPCODE
R NOT PC	-	-	-	-	RMODE	[9,PC]	OPCODE
ABSOLUTE, <PC>*	RMODE	0#A<B3>	0#A<B2>	0#A<B1>	0#A<B0>	[9,PC]	OPCODE
BYTE DISP, BTD<R>	-	-	-	RMODE	BTD<B0>	[A,R]	OPCODE
WORD DISP DEF, WTD<R>	-	-	-	RMODE	BTD<B0>	[B,R]	OPCODE
WORD DISP, WTD<R>	-	-	RMODE	WTD<B1>	WTD<B0>	[C,R]	OPCODE
WORD DISP DEF, WTD<R>	-	-	RMODE	WTD<B1>	WTD<B0>	[D,R]	OPCODE
LONG DISP, LTD<R>	RMODE	LTD<B3>	LTD<B2>	LTD<B1>	LTD<B0>	[E,R]	OPCODE
LONG DISP DEF, LTD<R>	RMODE	LTD<B3>	LTD<B2>	LTD<B1>	LTD<B0>	[F,R]	OPCODE
STRING FORMATS							
1 BYTE STRING	-	-	-	-	-	S<B0>	S<B0>
2 BYTE STRING	-	-	-	-	-	S<B1>	S<B0>
3 BYTE STRING	-	-	-	-	S<B2>	S<B1>	S<B0>
4 BYTE STRING	-	-	-	S<B3>	S<B2>	S<B1>	S<B0>
BRANCH FORMATS							
BYTE DISPLACEMENT	-	-	-	-	WTD<B1>	BTD<B0>	OPCODE
WORD DISPLACEMENT	-	-	-	-	WTD<B1>	WTD<B0>	OPCODE
OPCODE FORMATS							
EXECUTE OPCODE	-	-	-	-	-	-	OPCODE
FD OPCODE	-	-	-	-	-	-	OPCODE [F,D]

NOTE 1- BOA CAN BE SEVERAL BYTES IN LENGTH DEPENDING ON SPECIFIER.

NOTE 2- QUAD REQUIRES 2 MEMORY REFERENCES.

NOTE 3- OCTA REQUIRES 4 MEMORY REFERENCES.

[N,R] = [MODE,REG
<7:4>,<3:0>]


TABLE 4 OUTPUT DOUBLE BUFFER USAGE							
SPECIFIERS	IFORK VALID	IFORK BUF 2	IFORK BUF 1	DMUX VAL ID	DMUX BUF 2	DMUX BUF 1	IB STATE
<PC>*, CYCLE 1	1	<PC>*	-	1	LWD #1	-	1
QUAD, CYCLE 2	0	-	-	1	-	LWD #2	0
BTD<R>	1	BT<R>	-	1	TB DISP	-	0
<PC>*, CYCLE 1	1	<PC>*	-	1	LWD #1	-	1
OCTA, CYCLE 2	0	-	-	1	-	LWD #2	1
CYCLE 3	0	-	-	1	LWD #3	-	1
CYCLE 4	0	-	-	1	-	LWD #4	0
REGISTER MODE	1	R	-	0	-	-	0
DRAIN, WITHOUT LD IFORK DISP, OR NOT ENOUGH BYTES	0	-	-	0	-	-	0
ST#, SHORT LITERAL	1	ST#	-	1	LITERAL	-	0


NOTE - THIS TABLE SHOWS EXAMPLES OF DOUBLE BUFFER USAGE.


THIS DRAWING AND SPECIFICATIONS
HEREIN ARE THE PROPERTY OF
DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED
OR USED IN WHOLE OR IN PART AS
THE BASIS FOR THE MANUFACTURE OR
SALE OF ITEMS WITHOUT WRITTEN
PERMISSION. COPYRIGHT © 1984,
DIGITAL EQUIPMENT CORPORATION


REVISIONS
CHK CHANGE NO. REV


digital DRN. J. SMITH DATE ENG. C. MAJMAN DATE
CHK'D. L. METZGER DATE BOARD LOCATION:
ELF:CCOM1:IBD68C.DRW 14-SEP-84 10:35 NEXT HIGHER ASSEMBLY:
FIRST USED ON OPTION/MODEL: D-DD-L0208-0
TITLE: IBD MODULE
BLOCK DIAGRAM
SIZE CODE D NUMBER L0208-0-1B06 REV. H


















ARRAY TIMING READ CYCLE



SHEET 1 OF 1

THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1984, DIGITAL EQUIPMENT CORPORATION.		REVISIONS CHK CHANGE NO. REV		digital DATE 08-SEP-84 CHK'D. DATE 08-SEP-84 SHEET 1 OF 1 FIRST USED ON OPTION/MODEL: M566-BA		DATE 08-SEP-84 ENG. DATE 08-SEP-84 BOARD LOCATION: SHEET 1 OF 1 NEXT HIGHER ASSEMBLY: D-DD-L0200-BA		TITLE: 4 MBYTE READ CYCLE SIZE CODE D TD L0200-BA-VT11 NUMBER 800 REV. B00	
--	--	---------------------------------	--	--	--	---	--	---	--

